## Lecture 9

The theme of this lecture are differential amplifiers. We will describe:
Applications
Classification
Differential and common mode gain, CMRR
Fully differential amplifier
Common mode feedback
Operational amplifier
Variant with $\mathrm{R}_{\text {load }}$
Variant with current mirror

## Differential amplifiers

In the previous lectures we had the amplifiers with one input and an output, precisely single ended input and single ended output. These amplifiers are called single-ended amplifiers.

The topic of this lecture is the difference amplifier. As the name suggests, they amplify the difference between two input signals. An equally important feature is that a differential amplifier should not amplify instantaneous signals. So if the two input signals increase by the same contribution, the output should remain unchanged.

The first application of differential amplifiers is the measurement of two signals relative to each other, i.e. measurements of signals not related to ground.

We have an electrical circuit, a resistance network and want to measure the currents flowing through the resistance. So we were only interested in the voltage between the resistance electrodes and not the absolute potentials related to ground. We apply the differential amplifier.

Fig 1 shows the symbol of the single ended amplifier with its small signal model. We assume the implementation with a transistor. Therefore the amplifier has the input voltages $\mathrm{vg}_{\mathrm{g}}$ (gate voltage) and $\mathrm{v}_{\mathrm{s}}$ (source voltage). $\mathrm{V}_{\mathrm{s}}$ is also the reference potential. Therefore the single ended amplifier shown in Fig has two input contacts. The contact vs is also connected to the source at the output.


Fig 1: Single ended amplifier
The topic of this lecture is the differential amplifier. As the name suggests, they amplify the difference between two input potentials. It holds:

$$
V_{\text {out }}=A\left(V_{i n p}-V_{\text {inn }}\right)
$$

If the two input potentials increase by the same value, the output voltage should remain unchanged.

Fig 2 shows a differential amplifier with its small signal model.
The small signal circuits of single ended amplifier from Fig 1 and the differential amplifier from Fig 2 have following differences:

In the case of the single ended amplifier the negative input (potential $\mathrm{v}_{\mathrm{s}}$ ) is connected to the output source. In the case of the differential amplifier, the output source is disconnected from the input.


Fig 2: Differential amplifier

## Applications of the differential amplifier

The first application of differential amplifiers is the measurement of two signals relative to each other.


Fig 3: Applications: measurements of voltage differences
Assume that we develop an amplifier that measures the currents flowing through resistors (Fig 3). The device should only measure the voltages across resistances and not the potentials with respect to ground. We use differential amplifier for this purpose.

Another application of the differential amplifiers is the differential signal processing. The idea is here that a signal is not transmitted as a voltage related to ground by means of a single line then as potential difference between two symmetrical lines. Ideally, the two voltages of the line pair have a constant sum, i.e. a phase difference of 180 degree. This is illsutrated in Fig 4.

In the case of single ended signal transmission, one needs also two lines, the signal line and the ground line. The ground line is usually wide and it is used by many circuits. The ground is often conencted to earth potential. The ground line has a different shape than the signal line. In the case of differential signal transmission, the two lines are similar. One example is twisted pair.

Such signal transmission has some advantages:




Fig 4: Single ended and differential signal
The amplitude of the differential signal is two times larger than the amplitude of each voltage when individually considered (Fig 5). A large amplitude also means a large signal noise ratio.

Amplitude: single ended signal


Phase $0^{\circ}$

Fig 5: The amplitude of the differential signal is two times larger than the amplitude of each voltage when individually considered

Suppose we design a circuit in a modern chip technology. The supply voltage is only about 1.0 V . A single-ended signal can therefore have a maximal peak to peak amplitude of 1 V . A differential signal on the other hand has a maximum peak to peak amplitude of 2 V . For the same signal to noise ratio, we can accept two times larger noise in the case of differential signals. Fig 6 illustrates this.


Fig 6: The amplitude of the differential signal is two times larger than the amplitude of each voltage when individually considered

If the two voltages of a differential pair have a constant sum, they almost do not cause electromagnetic intereference at a distance.

Capacitive or inductive crosstalk from externals has a small influence to a differential signal. This is illustrated in Fig 7. Imagine that a single ended signal line (CMOS line) is routed over a differential pair of lines. Both signals (voltages) of the differential pair are slightly disturbed by capacitive crosstalk from the CMOS line. The disturbances are in phase. If the receiver only amplifies the difference of voltages, such disturbance does not affect the signal reception, it is not amplified.


Fig 7: Capacitive or inductive crosstalk from externals has a small influence to a differential signal

The differential amplifier is used as a basic electronic component, the operational amplifier. Various circuits can be realized using the operational amplifier, such as the feedback amplifiers, filters, oscillators and different mathematical operations (integrator, differentiator). Hence the name operational amplifier.

Fig 8 shows the inverting and the non-inverting amplifier.
Notice that we can also implement an inverting amplifier with a single ended amplifier, while a non-inverting amplifier requires a differential amplifier.


Inverting amplifier


Noninverting amplifier

## Fig 8: Inverting and noninverting amplifier

Another application is the comparator. Fig 9 shows an analogue comparator and its input and output signals. The output signal changes between VDD and GND, depending whether $\mathrm{V}_{\text {inp }}$ is larger or smaller than $\mathrm{V}_{\text {inn }}$.


Fig 9: Differential amplifier as comparator

The differential amplifier can be also used in digital circuits. Examples are the receivers and drivers for differential data transmission (Fig 10). The advantage of this transmission is that the amplitude of the differential signal is two times larger than the amplitude of each voltage of the line pair when individually considered. Therefore, logical levels (bits) can be reliably transmitted with less amplitude/line. Low Voltage Differential Signaling (LVDS) works on this principle.

Logical components such as gates or flip-flops can also be realized based on differential amplifiers. Such logic always consumes a constant current. Therefore, it does not cause voltage changes on supply lines if they have significant resistance. Fig 11 shows a SR-latch, a D-latch and an ring oszillator.


Fig 10: Low voltage differential signalling


Fig 11: Differential logic gates

## Classes of differential amplifiers

We can classify the differential amplifiers according to the input/output type (Single Eneded, Differential), Fig 12.

An operational amplifier has e.g. the differential input (two pins) and a signal ended output. The output signal is related to ground.

There are also differential amplifiers with the differential output. The two voltages of the differential outputs have opposite phases and their sum is constant. These amplifiers are called fully differential amplifiers.

## Operational amplifier

Differential input, single ended output


Fully differential amplifier
Differential input, differential output


Fig 12: Different types of differential amplifiers
The main application of these fully differential amplifiers is the precise analogue signal processing. For example, such amplifiers are used in the switcherd capacitor amplifiers (Fig 13).


Fig 13: Single ended- and differential analogue signal processing

## Transistor implementation

The basic component of a differential amplifier is the differential pair.
The pair consists of identical transistors $\mathrm{T}_{\text {in } 1}$ and $\mathrm{T}_{\text {in } 2}$ that share one bias current (Fig 14). The bias currennt is either generated with a current source Ibias or with a large resistor Rbias. The source electrodes of $\mathrm{T}_{\mathrm{in} 1}$ and $\mathrm{T}_{\mathrm{in} 2}$ are usually connected. The current increase in one transistor of the pair leads to the equal current decrease in the other transistor. It holds:

$$
\mathrm{I}_{\mathrm{ds} 1}+\mathrm{I}_{\mathrm{ds} 2}=\mathrm{I}_{\mathrm{bias}}
$$



Fig 14: Differential pair

## V-I Converter

To explain the operation of the differential pair, we would like to first introduce a simpler building block. It is the V-I converter based on a transistor with a resistance between the source electrode and the ground. The drain of the transistor is the current output and it is connected to the constant voltage $\mathrm{V}_{\text {out }}$, which assures that the transistor works in saturation.

The source resistance R creates a negative feedback. The feedback can be recognized more clearly in the small signal schematics Fig 15 right. Since the source contact $\left(v_{s}\right)$ is not connected to gound, there is a signal transmission from the current source of the transistor to the input which causes feedback. Notice that the current output (drain) is at 0 V in the small signal circuit (ground symbol).


Fig 15: V-I Convertor
How does the feedback affect the V-I converter?
Firstly, it reduces the amplification.
Secondly, it increases the output resistance.
We will apply the Mason's gain formula to calculate the current gain of the circuit :
$G=\frac{A_{I N} A_{O L}}{1-\beta A}$
And the Blackman's formula to calculate the output resistance with feedback:
$R_{\text {out }}=R_{\text {out0 }} \frac{1-\beta A_{\text {SC }}}{1-\beta A_{\text {oc }}}$
Fig 16 shows the test circuits for the calculation of the factors in Mason's formula: AIN, Aol and $\beta A$. Fig 17 shows the circuits for the factors of Blackman's formula: Rout0, $\beta A_{o c}$ and $\beta A_{s c}$.

The approach for the calculation is similar as in the case of the inverting amplifier that analysed in lecture 5. There are a few small differences. The output variable is current in the case of V-I converter. For this reason the output node (transistor drain) must not be open circuit when we calculate Aol and $\beta \mathrm{A}$ (the drain must be connected to something). The drain is set to 0 V in the corresponding test circuits. Generally, when we calculate $\mathrm{A}_{\mathrm{IN}}$, the output variable (either current or voltage) must be forced to be 0 ( A or V ). In the case of inverted amplifier, we set the output to 0 V . In the case of V-I converter we leave the output node unconnected (open circuit) since it holds $i_{\text {out }}=0$ in this case. This is shown in Fig 16.

Remind, that we need to cut the feedback in front of the amplifier when we calculate the gain factors. In the case of inverting amplifier, it was enough to cut one input line of the transistor model $\left(\mathrm{vg}_{\mathrm{g}}\right)$. The other input line $\mathrm{v}_{\mathrm{s}}$ was grounded and it was not necessary to cut it. In the case of V-I converter, the input variable is the voltage difference $\mathrm{v}_{\mathrm{g}}-\mathrm{v}_{\mathrm{s} \text {. Voltage that is fed back }}$ acts on $\mathrm{v}_{\mathrm{s}}$ and the input signal on $\mathrm{v}_{\mathrm{g}}$. For this reason, we have cut both the gate and the source line in points 1 and 2.


Fig 16: Test circuits for the calculation of current gain with the Mason's gain formula


Fig 17: Test circuits for the calculation of output resistance with the Blackmans formula
Notice that the loop gain with opened output is equal to zero: $\beta A_{o c}=0$ (Fig 17, middle). This is caused by the opened line at the output. (The imaginary ohmmeter is replaced with open line.) The current through resistor R is for this reason 0 . It follows: $\mathrm{v}_{\mathrm{s}}=0, \mathrm{vgs}=0$ and $\beta A_{\mathrm{oc}}=\mathrm{vgs} /$ $\mathrm{v}_{\text {test }}=0$.

If we replace the gain factors from Fig 16 and Fig 17 in equations (1) and (2), we obtain the formula for the current gain of the V-I converter:
$G=\frac{i_{\text {out }}}{V_{\text {in }}}=\frac{\mathrm{g}_{\mathrm{m}}}{1+\mathrm{g}_{\mathrm{m}} \mathrm{R}}$
And the formula for output resistance:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{out}}=\left(\mathrm{R}+\mathrm{r}_{\mathrm{ds}}\right)\left[1+\mathrm{g}_{\mathrm{m}}\left(\mathrm{R} \| \mathrm{r}_{\mathrm{ds}}\right)\right]=\left(1+\mathrm{Rg}_{\mathrm{m}}\right) \mathrm{r}_{\mathrm{ds}} \tag{4}
\end{equation*}
$$

The gain with feedback $G$ is equal to the gain without feedback $g_{m}$ divided by the factor $1-\beta A$, i.e. $1+g_{m} R$. The output resistance with feedback is equal to the output resistance without feedback $r_{d s}+R$ multiplied by the factor $1-\beta A_{s c}$, i.e. $1+g_{m} R$.

## Fully differential amplifier

We can obtain a fully differential amplifier by taking two single-ended amplifiers (in simples case two common source amplifiers), by connecting the sources of two input transistors and by biasing of such common source (node S in Fig 18) using a resistor $\mathrm{R}_{\text {bias }}$ or a current source.

The output variable is defined as $\Delta \mathrm{V}_{\text {out }}=\mathrm{V}_{\text {out }}-\mathrm{V}_{\text {out }}$.


Fig 18: Fully differential amplifier
Let us calculate the voltage gain.
Since we have two output voltages ( $\mathrm{V}_{\text {out1 }}$ and $\mathrm{V}_{\text {out2 }}$ ) we can for each of them define amplifications.

Test circuit for calculation of $\mathrm{A}_{11}$ and $\mathrm{A}_{12}$


Test circuit for calculation of $\mathrm{A}_{21}$ and $\mathrm{A}_{22}$


Fig 19: Fully differential amplifier: Test circuits for the calculation of different gains
We could further apply the principle of superposition and consider the two input voltage sources individually. We switch off source $\mathrm{V}_{\mathrm{in} 2}$ by replacing it with a short circuit to ground and calculate the outputs as a function of $\mathrm{V}_{\text {in1 }}$. In this way we obtain the gains: $\mathrm{A}_{11}=\mathrm{V}_{\text {out }} / \mathrm{V}_{\text {in }}$ and $\mathrm{A}_{12}=\Delta \mathrm{V}_{\text {out } 2} / \mathrm{V}_{\text {in1 }}$ (Fig 19, left).

Then we repeat the calculation for the second source and calculate $\mathrm{A}_{21}$ und $\mathrm{A}_{22}$ (Fig 19, right).
We will calculate the gain in a bit different way:

It is possible to express two input voltages as a sum of its mean value (referred to as the common mode voltage) and the difference voltage (Fig 20).

We define the difference voltage as:

$$
v_{\text {diff }}=v_{1}-v_{2}
$$

The common mode voltage is defined as:

$$
\mathrm{v}_{\mathrm{cm}}=\frac{\mathrm{v}_{1}+\mathrm{v}_{2}}{2}
$$

It holds:

$$
\begin{aligned}
& \mathrm{v}_{1}=\mathrm{v}_{\mathrm{cm}}+\frac{\mathrm{v}_{\text {diff }}}{2} \\
& \mathrm{v}_{2}=\mathrm{v}_{\mathrm{cm}}-\frac{\mathrm{v}_{\mathrm{diff}}}{2}
\end{aligned}
$$



Fig 20: Representation of two voltages $v_{1}$ and $v_{2}$ as sum of voltage difference $v_{\text {diff }}$ and common mode voltage $v_{c m}$

Therefore we can replace the voltage sources $\mathrm{v}_{\mathrm{in} 1}$ and $\mathrm{v}_{\text {in } 2}$ with voltage sources $\mathrm{v}_{\mathrm{cm}}$ and $\mathrm{v}_{\text {diff }}(\mathrm{Fig}$ 19).
$\mathrm{v}_{\text {diff }}=\mathrm{v}_{\text {in } 1}-\mathrm{v}_{\text {in } 2}$
$\mathrm{v}_{\mathrm{cm}}=\frac{\mathrm{v}_{\mathrm{in} 1}+\mathrm{v}_{\mathrm{in} 2}}{2}$
We define the differential gain as:
$A_{\text {diff }}=\frac{v_{\text {out,diff }}}{v_{\text {diff }}}$
And the common mode gain as:

$$
\begin{equation*}
A_{\mathrm{cm}}=\frac{\mathrm{v}_{\text {out }, \text { diff }}}{\mathrm{v}_{\mathrm{cm}}} \tag{8}
\end{equation*}
$$

Why did we replace $v_{\mathrm{in} 1}$ and $v_{\mathrm{in} 2}$ with $v_{\text {diff }}$ and $v_{\mathrm{cm}}$ ?
Firstly, the test circuits for the calculation of $\mathrm{A}_{\text {diff }}$ and $\mathrm{A}_{\mathrm{cm}}$ (Fig 21) are more symmetrical than the circuits for calculation of $\mathrm{A}_{11}-\mathrm{A}_{22}$ (Fig 19). We can make use of this symmetry to simplify the circuits. Secondly, it holds often $\mathrm{A}_{\mathrm{cm}} \sim 0$ and we need to calculate only one gain $\mathrm{A}_{\text {diff }}$.


Fig 21: Symmetrical differential amplifier with differential and common mode voltage at the input. Middle figure: test circuit for $A_{\text {diff. }}$ Right figure: test circuit for $A_{\text {cm. }}$

## Differential gain

Let us first calculate the output voltages as function of $\mathrm{v}_{\mathrm{dff}}$ and the differential gain $\mathrm{A}_{\text {diff }}$.


Fig 22: Test circuit for the calculation of the differential voltage gain
Since we perform AC-analysis we set $\mathrm{v}_{\mathrm{cm}}$ and all DC voltage sources to zero (Fig 22).
The circuit is symmetrical in the way that we obtain the same form when we rotate the circuit by $180^{\circ}$ around the symmetry axis. Since this rotation changes only the sign of the input voltages (the absolute value stays equal), the voltages of other nodes also only change their signs. The potentials of the nodes at the symmetry axis are zero. Zero is the only number for which holds $\mathrm{a}=-\mathrm{a}$. (Notice that we do AC analysis. In the case of large signals the potentials at the symmetry axis are constant, but not necessarily 0 .) Therefore it holds $v_{s}=0$. We obtain:

$$
\begin{aligned}
i_{1} & =g_{m} \frac{v_{\text {diff }}}{2} \\
i_{2} & =-g_{m} \frac{v_{\text {diff }}}{2}
\end{aligned}
$$

$\mathrm{g}_{\mathrm{m}}$ is the transconductance of $\mathrm{T}_{\mathrm{in} 1}$ and $\mathrm{T}_{\text {in } 2}$.
The voltages $v_{\text {out }}$ and $v_{\text {out }}$ are:
$\mathrm{v}_{\text {out } 1}=-\mathrm{g}_{\mathrm{m}} \mathrm{R}_{\text {load }} \frac{\mathrm{v}_{\text {diff }}}{2}$
$v_{\text {out } 2}=g_{m} R_{\text {load }} \frac{\mathrm{v}_{\text {diff }}}{2}$

The differential gain is:
$A_{\text {diff }}=\frac{v_{\text {out } 1}-v_{\text {out } 2}}{v_{\text {diff }}}=-g_{m} R_{\text {load }}$

## Common mode gain

Let us now calculate the output voltage as function of $\mathrm{v}_{\mathrm{cm}}$ and the common mode gain $\mathrm{A}_{\mathrm{cm}}$.
We set $\mathrm{v}_{\text {diff }}$ to zero and keep $\mathrm{v}_{\mathrm{cm}}$, as shown in Fig 23.


Fig 23: Test circuit for the calculation of the common mode gain
The circuit is symmetrical when it is rotated by $180^{\circ}$ around the symmetry axis. When we rotate the circuit, the voltages at the input do not change as well as all other voltages. Since the potentials left and right from the symmetry axis are equal, there is no current through the lines that intersect the symmetry axis. This allows us the split the circuit into two halves (Fig 23, right). The resistances $2 \mathrm{R}_{\text {bias }}$ introduce in each half of the circuit feedback in the same way as in V-I converter, and the drain currents are reduced.

It holds:
$\mathrm{i}_{1}=\mathrm{i}_{2}=\mathrm{v}_{\mathrm{cm}} \frac{\mathrm{g}_{\mathrm{m}}}{1+2 \mathrm{~g}_{\mathrm{m}} \mathrm{R}_{\text {bias }}}$
It holds for the voltages at the output:
$\mathrm{v}_{\text {out } 1}=\mathrm{v}_{\text {out } 2}=-\mathrm{v}_{\mathrm{cm}} \frac{\mathrm{g}_{\mathrm{m}} \mathrm{R}_{\text {load }}}{1+2 \mathrm{~g}_{\mathrm{m}} \mathrm{R}_{\text {bias }}}$
Let us now calculate the common mode gain.
$A_{c m}=\frac{\mathrm{v}_{\text {out } 1}-\mathrm{v}_{\text {out } 2}}{\mathrm{v}_{\mathrm{cm}}}=0$

We define a common mode rejection ratio (CMRR) as $\mathrm{A}_{\text {diff }} / \mathrm{A}_{\mathrm{cm}}$. CMRR is in our case very large:

CMRR $=\frac{\mathrm{A}_{\text {diff }}}{\mathrm{A}_{\mathrm{cm}}}=\infty$
Fully differential amplifier based on folded cascade amplifiers


Fig 24: Fully differential amplifier based on two amplifiers with folded cascode
In the first example (Fig 18) we built a fully differential amplifier from two simplest singleended amplifiers (two common source amplifiers). We could have used more complex singleended amplifiers, such as the amplifiers with folded cascade, to buld a differential amplifier. Fig 24 shows a fully differential amplifier based on amplifiers with folded cascode. Fig 25 shows the complete cirrcuit with bias elements.


Fig 25: Fully differential amplifier with common mode feedback

## Common mode feedback

A fully differential amplifier often requited a common mode feedback. We will discuss it briefly here:

If the amplifier from Fig 25 wouldn't have a common mode feedback, we would have the following problem. If the sum of bias currents through $T_{\text {pbias1 }}$ and $T_{\text {pbias2 }}$ (sum of all currents through VDD) is different then the sum of bias currents through $\mathrm{T}_{\text {load1 }}, \mathrm{T}_{\text {load2 }}$ and $\mathrm{T}_{\text {nbias }}$, (sum of all currents to GND), the potentials of nodes $\mathrm{C} 1, \mathrm{C} 2$, Out1, Out2 and S will increase/decrease towards VDD or GND until $\mathrm{T}_{\text {pbias1 }}$ and $\mathrm{T}_{\text {pbias2 }}$ or $\mathrm{T}_{\text {load1 }}, \mathrm{T}_{\text {load2 }}$ and $\mathrm{T}_{\text {nbias }}$ enter the triode region. This cause the DC values of Out1 and Out2 to become too high or low and therefore a small gain.

To prevent this, an active regulation for the gate voltage of $\mathrm{T}_{\text {nbias }}\left(\mathrm{V}_{\text {nbias }}\right)$ is introduced. It should ensure that DC voltages in the Out1 and Out2 nodes are approximately $1 / 2$ VDD. We call this regulation the common mode feedback. The easiest way to design it is using two resistors $\mathrm{R}_{\mathrm{cm} 1}$ and $\mathrm{R}_{\mathrm{cm} 2}$ as shown in Fig 25.

Working principle
Suppose the currents through $\mathrm{T}_{\text {pbias1 }}$ and $\mathrm{T}_{\mathrm{pbias} 2}$ are too large. It flows then more current into nodes C 1 and C 2 through $\mathrm{T}_{\text {pbias1 }}$ and $\mathrm{T}_{\mathrm{pbias} 2}$ from VDD than through $\mathrm{T}_{\mathrm{nbias}}, \mathrm{T}_{\text {load1 }}$ and $\mathrm{T}_{\text {load1 }}$ to GND. Therefore, the potentials of nodes C 1 and C 2 increase. This increases the $\left|\mathrm{v}_{\mathrm{gs}}\right|$ of transistors $\mathrm{T}_{\mathrm{c} 1}$ and $\mathrm{T}_{\mathrm{c} 2}$, and finally Out1 and Out2 potentials.

The resistors $\mathrm{R}_{\mathrm{cm} 1 / 2}$ cause that:
$\mathrm{V}_{\mathrm{gs}, \text { nbias }}=\frac{\mathrm{V}_{\text {out } 1}+\mathrm{V}_{\text {out } 2}}{2}$.

The increase of $\mathrm{V}_{\text {out }}+\mathrm{V}_{\text {out2 }}$ cause increase of $\mathrm{V}_{\mathrm{gs}, \text { nbias. }}$. In this way the equilibrium state is achieved:
$\mathrm{I}_{\mathrm{ds}, \text { pbias1 }}+\mathrm{I}_{\mathrm{ds}, \text { pbias2 }}=\mathrm{I}_{\mathrm{ds}, \text { nbias }}+\mathrm{I}_{\mathrm{ds}, \text { nload1 }}+\mathrm{I}_{\mathrm{ds}, \text { nload2 }}$
And the potentials $\mathrm{V}_{\text {out }}, \mathrm{V}_{\text {out2 }}$ do not increase any more.
If an input signal is amplified, voltages vouti und vout2 change in the way that the sum vout1 + Vout2 stays constant. (The result of small gains $v_{\text {out }} / \mathrm{v}_{\mathrm{cm}}$ and $\mathrm{v}_{\text {out }} / \mathrm{v}_{\mathrm{cm}}(11)$ is, that the small signals $\mathrm{v}_{\text {out }}$ und $\mathrm{v}_{\text {out }}$ have opposite signs and equal absolute values) The voltage $\mathrm{v}_{\mathrm{GS}, \mathrm{NBIAS}}$ and the current idS,NBIAS stay constant.

## Operational amplifier

We will now introduce the differential amplifier with the single ended output, i.e. an operational amplifier.

## Simple operational amplifier

The simplest possibility to make an operational amplifier would be to take the fully differential amplifier from Fig 18 and use $\mathrm{V}_{\text {out }}$ as output. This is shown in Fig 26.


Fig 26: Simple differential amplifier with single ended output (operational amplifier)
The differential and common mode gain is: (it follows from (9) and (11)):
$A_{\text {diff }}=\frac{V_{\text {out1 }}}{v_{\text {diff }}}=-\frac{1}{2} g_{m} R_{\text {load }}$
$A_{c m}=\frac{V_{\text {out } 1}}{V_{c m}}=-\frac{\mathrm{g}_{\mathrm{m}} \mathrm{R}_{\text {load }}}{1+2 \mathrm{~g}_{m} \mathrm{R}_{\text {bias }}}$
The CMRR is:

$$
\begin{equation*}
\mathrm{CMRR}=\frac{\mathrm{A}_{\mathrm{diff}}}{\mathrm{~A}_{\mathrm{cm}}}=\frac{1+2 \mathrm{~g}_{\mathrm{m}} \mathrm{R}_{\mathrm{bias}}}{2} \tag{16}
\end{equation*}
$$

CMRR (16) relatively large, however not as large as in the case of the fully differential amplifier (13). The differential gain (14) is one half of the gain of the fully differential amplifier (10).

## Operational amplifier with current mirror

If we extend the circuit from Fig 26 with an active current mirror (Fig 27), we achieve similarly good properties like in the case of the fully differential amplifier. We will explain this briefly:


Fig 27: Operational amplifier with current mirror
The new circuit consists of a differential pair ( $\mathrm{T}_{\mathrm{in} 1}$ and $\mathrm{T}_{\mathrm{in} 2}$ ), a bias resistance $\mathrm{R}_{\text {bias }}$ or a current source and a current mirror ( $\mathrm{T}_{\mathrm{m} 1}$ und $\mathrm{T}_{\mathrm{m} 2}$ ).

## Differential current gain

Let us now calculate the differential gain. Fig 28 shows the test circuit.


Fig 28: Small signal test circuit for the calculation of the differential gain. The amplifier can be represented as a current source.

We will proceed in the following way. We will not calculate the voltage gain directly then we will represent the differential amplifier as real current source - the Norton's current source. We will as first calculate the parameters of this current source: the short circuit current $\mathrm{i}_{\text {out }}$ and the internal resistance $\mathrm{r}_{\text {out }}$. After this, we will calculate the voltage gain.

Let us first calculate $i_{\text {out }}$ as function of $v_{\text {diff. }}$. Fig 29 shows the test circuit.
If we let $\mathrm{V}_{\text {out }}$ open, no current can flow. Therefore we have to set $\mathrm{v}_{\text {out }}$ to 0 V for AC signals. This is illustrated with ground symbol in Fig 29. Only in this case the current that flows out of the circuit $\mathrm{i}^{*}$ out is equal to the short circuit current of the Norton's current source $\mathrm{i}_{\text {out }}$.


Fig 29: Small signal test circuit for the calculation of the short circuit current $i_{\text {out }}$ as function of $v_{\text {diff }}$

The node out is now grounded, its potential vout is equal to 0 . The potential of the node 1 varies only a little, since the resistance of this node towards $\mathrm{T}_{\mathrm{m} 1}$ drain is small:
$\mathrm{r}_{\mathrm{eqm} 1}=\frac{1}{\mathrm{gm}, \mathrm{m} 1}$
Transistor $\mathrm{T}_{\text {in } 1}$ has a large drain resistance - a small voltage change at its drain does not influence its current. For this reason, when we can assume that the drain potential of $\mathrm{T}_{\mathrm{in} 1}$ is $\mathrm{v}_{1}$ $=0 \mathrm{~V}$. Since it is also $\mathrm{V}_{\text {out }}=0$, the both transistors $\mathrm{T}_{\mathrm{in} 1}$ and $\mathrm{T}_{\mathrm{in} 2}$ hate equal drain voltages. The lower half of the circuit is symmetrical (Fig 29) and the small signal voltages at the gates of $\mathrm{T}_{\mathrm{in} 1}$ and $\mathrm{T}_{\mathrm{in} 2}$ have equal absolute values and different signs. Therefore it holds for the voltage at the symmetry axis: $\mathrm{v}_{\mathrm{s}}=0$. The currents are given by the following equations:

$$
\begin{align*}
& \mathrm{i}_{\mathrm{ds}, \mathrm{in} 1}=\mathrm{g}_{\mathrm{m}} \mathrm{v}_{\mathrm{gs}, \mathrm{in} 1}=\mathrm{g}_{\mathrm{m}} \frac{\mathrm{v}_{\text {diff }}}{2}  \tag{10b}\\
& \mathrm{i}_{\mathrm{ds}, \mathrm{in} 2}=\mathrm{g}_{\mathrm{m}} \mathrm{v}_{\mathrm{gs}, \mathrm{in} 2}=-\mathrm{g}_{\mathrm{m}} \frac{\mathrm{v}_{\text {diff }}}{2} \tag{10c}
\end{align*}
$$

Symbol $\mathrm{g}_{\mathrm{m}}$ is the transconductance of $\mathrm{T}_{\mathrm{in} 1}$ und $\mathrm{T}_{\mathrm{in} 2}$.
The current mirror copies the current: $i_{d s, m 1}=i_{\mathrm{ds}, \mathrm{in} 1}$.
The output current is:
$i_{\text {out }}^{*}=i_{d s, m 2}-i_{d s, i n 2}=i_{d s, i n 1}-i_{d s, i n 2}$
When we substitute (10b) and (10c) in (10d), we obtain:
$i_{\text {out }}^{*}=g_{m} v_{\text {diff }}$
The short circuit current of the Norton's current source is:
$i_{\text {out }}=i_{\text {out }}^{*}=g_{m} v_{\text {diff }}$
We define the differential current gain as follows:
$G_{\text {diff }}=\frac{i_{\text {out }}}{v_{\text {diff }}}$
with
$\mathrm{G}_{\text {diff }}=\mathrm{g}_{\mathrm{m}} \quad(17 \mathrm{c})$

## Common mode current gain

Fig 30 shows the test circuit for the calculation of $i_{\text {out }}$ as function of $\mathrm{v}_{\mathrm{cm}}$.

## Ground



Fig 30: Small signal test circuit for the calculation of the short circuit current $i_{\text {out }}$ as function of $v_{c m}$

Due to symmetry, the currents $i_{d s, i n 1}$ and $i_{d s, i n 2}$ are nearly equal. Because of (10d), it holds:
$\mathrm{i}_{\text {out }}^{*}=\mathrm{i}_{\text {out }}=\mathrm{i}_{\mathrm{ds}, \mathrm{m} 2}-\mathrm{i}_{\mathrm{ds}, \mathrm{in} 2} \sim 0$
The common mode current gain is:
$\mathrm{G}_{\mathrm{cm}}=\frac{\mathrm{i}_{\mathrm{out}}}{\mathrm{v}_{\mathrm{cm}}} \sim 0$

## Output resistance



Fig 31: Small signal test circuit for the calculation of output resistance
Let us now calculate the output resistance. Fig 31 shows the test circuit. The voltage sources at the inputs of the amplifier are off ( $\mathrm{i}_{\text {out }}=0$ ). The output resistance is calculated by assuming a test voltage source:

$$
\begin{equation*}
r_{\text {out }}=\frac{v_{\text {test }}}{i_{\text {test }}} \tag{18}
\end{equation*}
$$



Fig 32: Small signal test circuit for the calculation of output resistance, $T_{m 2}$ is replaced with its small signal model

Fig 32 shows a more detailed schematics, where transistor $\mathrm{T}_{\mathrm{m} 2}$ is replaced by its small signal model. The transistor model consists of the current source $i_{\text {dsssat,m} 2}=g_{\mathrm{m}, \mathrm{m} 2} \mathrm{Vgs}, \mathrm{m} 2$ and the resistance $\mathrm{r}_{\mathrm{ds}, \mathrm{m} 2}$. Since $\mathrm{T}_{\mathrm{m} 1}$ and $\mathrm{T}_{\mathrm{m} 2}$ make a current mirror, it holds:
$\mathrm{i}_{\mathrm{dssat}, \mathrm{m} 2} \sim \mathrm{i}_{\mathrm{ds}, \mathrm{m} 1}$
The current $i_{\text {test }}$ gets split into three currents $i_{A}=i_{d s, i n 2}, i_{B}=-i_{d s, m 1}$ and $i_{C}(F i g ~ 32)$.
$\mathrm{i}_{\text {test }}=\mathrm{i}_{\mathrm{A}}+\mathrm{i}_{\mathrm{B}}+\mathrm{i}_{\mathrm{C}} \quad$ (19b)
Let us as first calculate $\mathrm{i}_{\mathrm{A}}$. Transistor $\mathrm{T}_{\mathrm{in} 2}$ sees the following resistance at its source:
$\mathrm{r}_{\mathrm{s}}=\frac{1}{\mathrm{~g}_{\mathrm{m}, \text { in } 1}} \| \mathrm{R}_{\mathrm{bias}} \sim \frac{1}{\mathrm{~g}_{\mathrm{m}, \text { in } 1}}$
The circuit can be further simplified as is Fig 33.


Fig 33: Simplified test circuit for the calculation of the output resistance
$\mathrm{T}_{\text {in2 }}$ and $\mathrm{r}_{\mathrm{s}}$ make the same circuit as V-I converter as in Fig 15. The output resistance of the VI converter is given by (4). The resistance at the drain of $\mathrm{T}_{\mathrm{in} 2}$ is:
$r_{d}=\left(1+g_{m, i n 2} r_{s}\right) r_{d s, i n 2}=2 r_{d s, i n 2}$
We assumed $g_{\min 1}=g_{\text {min } 2}=g_{m}$. The current $i_{A}$ is:
$\mathrm{i}_{\mathrm{A}}=\frac{\mathrm{v}_{\text {test }}}{2 \mathrm{r}_{\mathrm{ds}, \mathrm{in} 2}}$

Notice that the current $i_{A}$ splits in the node $S$ into current through $T_{i n 1}\left(r_{s}\right)$ and the current through $\mathrm{R}_{\text {bias. }}$ Since $\mathrm{R}_{\text {bias }} \gg \mathrm{r}_{\mathrm{s}}$, we can neglect the current through $\mathrm{R}_{\text {bias. }}$.

The current $i_{A}$ is copied by the current mirror. It holds:
$\mathrm{i}_{\mathrm{B}} \sim \mathrm{i}_{\mathrm{A}}$
The current ic is:
$\mathrm{i}_{\mathrm{C}}=\frac{\mathrm{v}_{\text {test }}}{\mathrm{r}_{\mathrm{ds}, \mathrm{m} 2}}$
We obtain the total current when we substitute (24), (22) and (23) in (19b):
$\mathrm{i}_{\text {test }}=\frac{\mathrm{v}_{\text {test }}}{\mathrm{r}_{\mathrm{ds}, \mathrm{in} 2}}+\frac{\mathrm{v}_{\text {test }}}{\mathrm{r}_{\mathrm{ds}, \mathrm{m} 2}}(26)$
The output resistance (i.e. the internal resistance of the Norton's current source) is (Fig 34):


$$
r_{\mathrm{out}}=r_{\mathrm{ds}, \mathrm{in} 2} \| r_{\mathrm{ds}, \mathrm{~m} 2}
$$

Fig 34: Simplified test circuit for the calculation of the output resistance
When we leave the output of the Norton current source open, the following voltage is generated: $\mathrm{V}_{\text {out }}=\mathrm{i}_{\text {out }} \mathrm{r}_{\text {out }}$. The differential voltage gain is:
$A_{\text {diff }}=\frac{v_{\text {out }}}{v_{\text {diff }}}=r_{\text {out }} \frac{i_{\text {out }}}{v_{\text {diff }}}=r_{\text {out }} G_{\text {diff }}$
Because of (17c) it holds
$A_{\text {diff }}=g_{m} r_{\text {out }}$
Because of (17b) we obtain
$\mathrm{A}_{\mathrm{cm}} \sim 0$
It holds:

$$
\begin{equation*}
\mathrm{CMRR}=\frac{\mathrm{A}_{\text {diff }}}{\mathrm{A}_{\mathrm{cm}}} \sim \infty \tag{31}
\end{equation*}
$$

The differential amplifier with current mirror has a good CMRR. It is much better that the CMRR of the simple operational amplifier (16). Also the voltage gain (29) is assuming the same $\mathrm{r}_{\text {out }}$ better than (14).

The operational amplifier with current mirror is often used. It has the same voltage gain as the common source single ended amplifier. The operational amplifier is more flexible in applications since either positive or negative gain can be achieved by swapping the input pins and since the input pines are disconnected from the output. The small signal models of the operational amplifier with current mirror are shown in Fig 35. We assumed $\mathrm{A}_{\mathrm{cm}}=0$ - the output current (and voltage) depend only on the difference between input voltages.


Fig 35: Small signal model of the operational amplifier

